




B450 AORUS ELITE V2

PAGE	TITLE	Revision : 1.1
01	COVER SHEET	
02	BOM & PCB MODIFY HISTORY	
03	BLOCK DIAGRAM	
04	CPU DDR4 MEMORY	
05	CPU CONTROL	
06	CPU GFX, GPP, SB, GND	
07	CPU ACPI/GPIO/USB/AUDIO	
08	CPU POWER & GND	
09	CPU CLK/SPI/USB	
10	DDR4 CHANNEL A	
11	DDR4 CHANNEL B	
12	PM CLK/GPIO/FAN	
13	PM USB	
14	PM UMI/GPP/SATA	
15	PM POWER & GND	
16	PCI EXPRESS x16	
17	HDMI , DVI	
18	IT8628CX , TPM	
19	F_USB30 , R_USB30 , F_USB20	
20	A_VDD1V8 / A_VDDPS5	
21	ALC897 CODEC	
22	AUDIO JACK	
23	AUDIO LED	
24	POWER SEQUENCE , A_VDDP	
25	PWM IR3567	

[illegible]











TEST0	TEST1	TEST2	Description
0	0	0	FCH JTAG accessible from APU when TAPEN is asserted FCH JTAG pins overloaded for multiple functions, in this configuration the FCH JTAG are used as non-JTAG pins
0	0	1	Reserve
0	1	X	Reserve
1	TMS	0	FCH JTAG multi-function pins are configured as JTAG pins, in this configuration the FCH TAP can be accessed from FCH JTAG pins
1	TMS	1	Use on JTAG only, Yuba JTAG enable.

	LPC_CLK0	LPC_CLK1	AGPIO3	RTC_CLK	LFRAME_L	SYS_RST#	SPI_CLK (ZP)
PULL HIGH	BOOT FAIL TIMER ENABLED	Use 480kHz crystal clock and generate both internal and external clocks (DEFAULT)	Enhanced reset logic (for quicker S5 S5 resume) (DEFAULT)	Coin battery is on board. (DEFAULT)	SPI ROM (DEFAULT)	normal reset mode (DEFAULT)	Use 480kHz crystal clock and generate both internal and external clocks (DEFAULT)
PULL LOW	BOOT FAIL TIMER DISABLED (DEFAULT)	Use 1000kHz PCIE clock as reference clock and generate internal clocks only	Default to traditional reset logic (DEFAULT)	Coin battery is not on board.	LPC ROM	short reset mode	Use 1000kHz PCIE clock as reference clock and generate internal clocks only
C3/ST DIE ONLY							ZP DIE ONLY












GIGABYTE™		
Title		
AM4 MISC		
Size	Document Number	Rev
Custom	B450 AORUS ELITE V2	1.1
Date:	Thursday, December 31, 2020	Sheet 7 of 39



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL


NOT ADD ICT FOR RTCVDD PIN




GIGABYTE
Title
APU USB, GPP
Size
Custom
Document Number
B450 AORUS ELITE V2
Rev
1.1
Date
Thursday, December 31, 2020
Sheet
9
of
39




Title			
DDR4 CHANNEL A			
Size	Document Number	Rev	
Custom	B450 AORUS ELITE V2	1.1	
Date:	Thursday, December 31, 2020	Sheet	10 of 39








USB3.1	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[1]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N








BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

		ANS 8697381	
Title			
PM USB			
Size	Document Number		Rev
Custom	B450 AORUS ELITE V2		1.1
Date:	Friday, March 05, 2021	Sheet	13 of 39














Rev: 0.73



DVI CONN

DVI: 20/4/6/4/20
Impedance=85 +- 17.5%




teknisi-indonesia.com


Close to connector



NET 可變




Close to connector



平躺式 DVI-D



GIGABYTE™		
Title HDMI 2.0		
Size Custom	Document Number B450 AORUS ELITE V2	Rev 1.1
Date: Thursday, December 31, 2020	Sheet 17	of 39



DUAL BIOS OPT STRAP


CEB N OR58 1K/4/1 3VDUAL_IO

OR56 8.2K/4/1

OR58 上件/OR56 不上件 SINGLE BIOS
OR58 不上件/OR56 上件 DUAL BIOS

FAN TABLE	
CPU_FAN	FAN_CTL1 FAN_TAC1
SYS_FAN1	FAN_CTL2 FAN_TAC2
SYS_FAN2	FAN_CTL3 FAN_TAC3
SYS_FAN3	FAN_CTL4 FAN_TAC4
OPT_FAN or SYS_FAN4	FAN_CTL5 FAN_TAC5
THRMTRIP	PIN56
PROCHOT	PIN89

Hardware Monitor circuits



GIGABYTE

Title: **ITE 8628CX , HWM , TPM , KB_MS/USB**


Size: **Document Number**

Custom: **B450 AORUS ELITE V2**


Date: Thursday, December 31, 2020 Sheet: 18 of 39

Rev: **1.1**


FRONT SIDE USB30





FRONT SIDE USB2



FRONT SIDE USB1



REAR SIDE USB30



GIGABYTE


F_USB, R_USB CONN

Size Custom Document Number **B450 AORUS ELITE V2** Rev **1.1**

Date: Thursday, December 31, 2020 Sheet 19 of 39



REV: 0.4

A VDD1V8



VPP CAP


* 大電容 x0




CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V

GIGABYTE™

Title		
FAN, A_VDD1V8		
Size	Document Number	Rev
Custom	B450 AORUS ELITE V2	1.1
Date	Sheet	of
Thursday, December 31, 2020	20	39




*量産前,MOATR1/MOATR2/MOATR40ohm改short pad



For HDMI SPDIF (依SPEC保留或移除)

AZALIA JACK





AZALIA JACK


BLUE
LINE-IN

GREEN
LINE-OUT


PINK
MIC-IN




LINE-OUT




LINE-IN




MIC-IN




SURROUND




CEN/LFE



SURR BACK





AZALIA FRONT PANEL







GIGABYTE™

File		
AUDIO JACK		
Size	Document Number	Rev
Custom	B450 AORUS ELITE V2	1.1
Date:	Thursday, December 31, 2020	Sheet 22 of 39






請放置CHOKES一出來的地方

CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V



GIGABYTE™


POWER SEQUENCE		
Title	Document Number	Rev
Size	B450 AORUS ELITE V2	1.1
Custom		
Date:	Thursday, December 31, 2020	Sheet 23 of 39








Title

VCORE (PWM ISL6277+6609A)


Size	Document Number	Rev
Custom	B450 AORUS ELITE V2	1.1
Date:	Thursday, December 31, 2020	Sheet 24 of 39






GIGABYTE™			
Title ATX, FRONT PANEL			
Size Custom	Document Number B450 AORUS ELITE V2		Rev 1.1
Date: Thursday, December 31, 2020	Sheet 26	of 39	

5VDUAL




3VDUAL




$$1.25 \times (1 + 510/301) = 3.36V$$

VDDIO_MEM









DDRVTT




GIGABYTE

Title		
DDR PWR, 5VDUAL, 3VDUAL		
Size	Document Number	Rev
Custom	B450 AORUS ELITE V2	1.1
Date: Thursday, December 31, 2020		
Sheet 28 of 39		





★Update 2016.06.01




5	4	3	2	1
D				D
C				C
B				B
A				A

GIGABYTE™		
Title DP to VGA		
Size Custom	Document Number B450 AORUS ELITE V2	Rev 1.1
Date: Thursday, December 31, 2020	Sheet 1	31 of 39










CPU TOP CAVITY



teknisi-indonesia.com



支援 M.2 function only

 **M2 HEATSINK**


From PM SATAE

CONNECT TO PCH
BIOS設為main power pull high

Function	SEL
$xI \rightarrow xOa$	L
$xI \rightarrow xOb$	H

GIGABYTE™


Title			
HDMI			
Size	Document Number	Rev	
Custom	B450 AORUS ELITE V2	1.1	
Date:	Thursday, December 31, 2020	Sheet	35 of 39




第一區 LED

FOR CPU 正發光 LED*4
(在CPU CHOKE之間,MOS_HS下方,不外露)


AMD CPU_FAN LED connector



BRN1 1K/8P4R/6
7 8 VGA L1



用文字面表示



EC_GP71	CPU DEBUG
EC_GP72	DDR DEBUG
IO_GP63	VGA DEBUG
IO_GP64	BOOT DEVICE DEBUG
PM_GPIO6	software beat mode control
N_GPP_A22	
N_GPP_D12	



第二區 LED

FOR DIMM 側發光 LED*12
(位置在DIMM兩側)


第五區 LED

燈條 LED (LED_C1放在PCB左邊板邊位置)






第五區 LED CONTROL



第一區 LED CONTROL




AUDIO BEAT LED
ALC892 無此
LED BEAT P




Address: 01


FOR PCH 正發光 LED*6 (位置在正板, 依據PCH_HS設計擺放)





FOR AUDIO 正發光 LED*10 C_3LED1~10)




1. Debug LED (各LED依CPU/DRAM/VGA/BOOT個別位置擺放)
2. 背板 RGB LED 方向整板請統一如下
(整板正極可統一朝下或朝上)
3. 正板 RGB LED 統一方向即可
4. MCU_PW & MCU_PW33電源一律走20mils
5. ECF1,ECF2,ECF3,ECF5 兩端電源走80mils或用鋪銅方式加粗
6. MCU LED 出pin的走線4mils,如:LED_R_1,LED_G_1,LED_B_1
7. LED RGBW rule :W/S=10/5 mils 如:LED_R_11,LED_G_11,LED_B_11,LED_W.....
(包含從晶體到排阻到LED的net)
8. Digital LED NET rule W/S=4/8 mils
GPD0_SDA_B,GPD0_SDA_BB,GPD0_SDA_C,GPD0_SDA_CC




第六區 LED (靠近左上板邊位置)





Digital LED Strip1




Footprint "PH1X4-CUT3-LED-L"



第七區 LED (靠近右下DDR板邊位置)



Digital LED Strip2



Footprint "PH1X4-CUT3-LED-L"
(for pin-name 與 model-name 同方向)

